Skip to main content
PBS logo
 
 

Search - Real Chip Design and Verification Using Verilog and VHDL

Real Chip Design and Verification Using Verilog and VHDL
Real Chip Design and Verification Using Verilog and VHDL
Author: Ben Cohen
This book addresses the practical and real aspects of logic design, processes, and verification. It incorporates a collection of FPGA and ASIC design practices expressed with Verilog and VHDL. Topics: 1. Architectural decomposition process; 2. Fundamental elements including synchronous edge detector, counter styles (e.g., Binary, One-Hot, Gray, ...  more »
ISBN-13: 9780970539427
ISBN-10: 0970539428
Publication Date: 11/15/2001
Pages: 390
Rating:
  ?
0 stars, based on 0 rating
Publisher: Vhdlcohen Pub
Book Type: Paperback
Members Wishing: 0
Reviews: Amazon | Write a Review


Genres:


Back to the Top ↑
By using this Web site, you confirm that you have read, understood, and agreed to be bound by the Terms of Use. As an Amazon Associate we earn from qualifying purchases.
US Patent Number 7,877,315 | Copyright © 2004 - 2024 PaperBackSwap.com. All Rights Reserved.