Skip to main content
PBS logo
 
 

Search - Verification Methodology Manual for Low Power

Verification Methodology Manual for Low Power
Verification Methodology Manual for Low Power
Author: Srikanth Jadcherla, Janick Bergeron, Yoshio Inoue, David Flynn
Power management is now the biggest barrier to the continuation of Moore s law, and low power IC designs have introduced new classes of bugs and silicon failures. As a result, successful verification of low power designs has an immense impact on the overall success of a product. Today s verification tools have evolved to detect these bugs as ear...  more »
ISBN-13: 9781607434139
ISBN-10: 160743413X
Publication Date: 2/18/2009
Pages: 226
Rating:
  ?
0 stars, based on 0 rating
Publisher: Synopsys
Book Type: Paperback
Members Wishing: 0
Reviews: Amazon | Write a Review



Back to the Top ↑
By using this Web site, you confirm that you have read, understood, and agreed to be bound by the Terms of Use. As an Amazon Associate we earn from qualifying purchases.
US Patent Number 7,877,315 | Copyright © 2004 - 2024 PaperBackSwap.com. All Rights Reserved.